We 4 Experimental Results Technology: 0:5m Cmos Ic Multi-chip Modules (mcms)

نویسندگان

  • A. B. Kahng
  • B. A. McCoy
چکیده

have also given a linear time algorithm to determine the set of possible root locations for a minimum diameter shortest path tree, and shown that any minimum diameter tree must pass through this region. When compared with the 1-Steiner algorithm, minimum diameter A-trees produced lower maximum and average delays, with slightly higher tree length. Consideration of the feasible center region resulted in reductions in tree length, and also in delay for most cases. When only a subset of pairs are critical, the methods still provide improvement, although approaches which do not restrict the diameter of the tree may provide greater improvement. These cases require more study; topologies which do not have minimum diameter may have dramatically better performance than those that do. Bounded diameter constructions may also be of some interest; a bounded diameter tree can be constructed easily by rooting a bounded radius tree within FR(P) or FR c (P). Construction of this type may also be eeective for the performance-driven multiple source routing problem. Table 7: Comparison of 1-Steiner, MD A-Tree, and MC MD A-Tree algorithms for maximum delay (MD), average maximum delay (AMD), and average delay (AD) through HSPICE simulation with MCM technology parameters. Average tree lengths and diameters are in centimeters. A-Tree, and MC MD A-Tree algorithms for maximum delay (MD), average maximum delay (AMD), and average delay (AD) through HSPICE simulation with 0:5m CMOS IC technology parameters. All test sets consisted of 8 nodes, with only a given number of node pairs being critical. Also included in this table are the average weighted path lengths (WPL), weighted diameter (WD), and required path length (RPL). The required path length provides a lower bound for the weighted path length, and in some cases cannot be obtained. Experiments considering both the feasible region (FR(P)) and the critical feasible (FR c (P)) were performed. Table 6: Comparison of 1-Steiner, MD A-Tree, and MC MD A-Tree for maximum delay (MD), average maximum delay (AMD), and average delay (AD) through HSPICE simulation with 0.5m CMOS IC technology parameters. Average tree lengths and diameters are in centimeters. Simulation results for 0:5m CMOS IC parameters are given in table 6. While the 1-Steiner algorithm produces wire lengths that are from 1.5% to 8% lower, the average diameter of trees produced by the Minimum Diameter A-Tree and Minimum Cost Minimum Diameter A-Tree algorithms was from 5% to 34% lower. MCM technology examples, shown in …

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Table Captions

Table 1. Technology parameters for CAZM 0:5m CMOS drivers 18]. Table 2. Technology parameters based on (a) MCM10 technology 5] and (b) CAZM 0:5m CMOS model 18]. Table 3. Average signal delay (ns) for (a) 1-critical-sink net and (b) multi-critical-sinks net under the MCM10 technology. Table 4. Average signal delay (ns) for (a) 1-critical-sink net and (b) multi-critical-sinks net under the CAZM 0...

متن کامل

CMP: The Access to Advanced Low Costy Manufacturing

CMP aims at providing Universities, Research Laboratories and Industries with the possibility to have their integrated circuits projects fabricated for prototyping and low volume production. Presently, users are serviced for CMOS double layer poly/double layer metal (DLP/DLM) 0.8, DLM/TLM 0.6μ, DLP/4LM 0.35μ, SLP/6LM 0.25μ, SLP/6LM 0.18μ, BiCMOS DLP/DLM 0.8μ, SiGe HBT 0.8μ DLP/DLM, SiGe HBT 0.3...

متن کامل

A Test Methodology for High Performance MCMs

Satellite and avionics applications represent an ideal application for the tremendous performance, cost, space, and reliability benefits of MCMs. These advantages are only realized, however, if accompanied by an efficient test strategy which verifies defect-free fabrication. This paper describes a methodology developed to test high performance VLSI CMOS ICs that have been mounted onto a multi-c...

متن کامل

Multi-chip Module Test Strategies

Products motivated by performance-driven and/or density-driven goals often use Multi-Chip Module (MCM) technology, even though it still faces several challenging problems that need to be resolved before it becomes a widely adopted technology. Among its most challenging problems is achieving acceptable MCM assembly yields while meeting quality requirements. This problem can be significantly redu...

متن کامل

Fault Coverage Estimation Model for Partially Testable Multichip Modules

This paper proposes a simple and efficient model for designers to estimate fault coverage for partially testuble MCMs. This model relates fault coverage, test methodology. and the ratio and distribution of DFT dies (dies with design for testability features) in an MCM. Experimental results show that our model can eflciently predict the fault coverage of a partially testable MCM with less than 5...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1995